Helpdesk

Top image

Editorial board

Darius Andriukaitis
Kaunas University of Technology

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Khosrow Behbehani
The University of Texas at Arlington, United States

Mohamed El Hachemi Benbouzid
University of Brest, France

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Erik Chromy
UPC Broadband Slovakia, Slovakia

Frantisek Cvachovec
University of Defence, Czech Republic

Milan Dado
University of Zilina, Slovakia

Petr Drexler
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Valeria Hrabovcova
University of Zilina, Slovakia

Gokhan Hakki Ilk
Ankara University, Turkey

Janusz Jezewski
Institute of Medical Technology and Equipment, Poland

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Igor Piotr Kurytnik
University of Bielsko-Biala, Poland

Zbigniew Leonowicz
Wroclaw University of Science and Technology, Poland

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Jerzy Mikulski
University of Economics in Katowice, Katowice, Poland

Karol Molnar
Honeywell International, Czech Republic

Miloslav Ohlidal
Brno University of Technology, Czech Republic

Ibrahim Taner Okumus
Sutcu Imam University, Turkey

Milos Orgon
Slovak University of Technology, Slovakia

Annraoi M de Paor
University College Dublin, Ireland

Neeta Pandey
Delhi Technological University, India

Marek Penhaker
VSB - Technical University of Ostrava, Czech Republic

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Roman Prokop
Tomas Bata University in Zlin, Czech Republic

Karol Rastocny
University of Zilina, Slovakia

Marie Richterova
University of Defence, Czech Republic

Gheorghe Sebestyen-Pal
Technical University of Cluj Napoca, Romania

Sergey Vladimirovich Serebriannikov
National Research University "MPEI", Russian Federation

Yuriy Shmaliy
Guanajuato University, Mexico

Vladimir Schejbal
University of Pardubice, Czech Republic

Bohumil Skala
University of West Bohemia in Plzen, Czech Republic

Lorand Szabo
Technical University of Cluj Napoca, Romania

Adam Szelag
Warsaw University of Technology, Poland

Ahmadreza Tabesh
Isfahan University of Technology, Iran, Islamic Republic Of

Mauro Tropea
DIMES Department of University of Calabria, Italy

Martin Vaculik
University of Zilina, Slovakia

Viktor Valouch
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Vasinek
VSB - Technical University of Ostrava, Czech Republic

Jiri Vodrazka
Czech Technical University in Prague, Czech Republic

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

He Wen
Hunan University, China

Otakar Wilfert
Brno University of Technology, Czech Republic


Home Search Mail RSS


Design of an Efficient Parallel Comparator Architecture for Low Power Delay Product

Mangal Deep Gupta, Rajeev Kumar Chauhan

DOI: 10.15598/aeee.v19i2.4101


Abstract

A binary comparator architecture is proposed in this work for static logic to achieve both low-power and high-performance operations. It also presents a detailed timing performance and power analysis of various state-of-the-art comparator designs. The main advantages of this design are its high speed and power efficiency maintained over a wide range of operands size, which is useful at low-input data activity environments. The proposed circuit design uses minimum fan-in and fan-out logic gates for achieving high speed and low power dissipation. Utilizing a 2-bit binary comparator circuit with minimum fan-in and fan-out of logic gates (NAND-NOR), the architecture of a parallel binary comparator is proposed for higher input operands by using a low radix multiplexer and priority encoder. Further, to decrease the size of the multiplexer and priority encoder by two times, a general architecture is also proposed by using a 4-bit binary comparator to reduce its complexity. The proposed circuits are optimized in terms of the power consumption and delay, which are due to low load capacitance, low leakages, and reduced dynamic power dissipation. Each of the proposed circuits has its own merits in terms of speed, power consumption, Power-Delay Product (PDP). Its synthesis is done on 180 nm as well as 90 nm CMOS technology using the Cadence tool. The physical layout of the proposed architecture using a 90 nm CMOS process (GPDK process) is also obtained.

Keywords


Binary comparator; delay; power dissipation; PDP; physical layout design; VLSI.

Full Text:

PDF