Helpdesk

Top image

Editorial board

Juraj Altus
University of Zilina, Slovakia

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Erik Chromy
UPC Broadband Slovakia, Slovakia

Frantisek Cvachovec
University of Defence, Czech Republic

Annraoi M de Paor
University College Dublin, Ireland

Milan Dado
University of Zilina, Slovakia

Zdenek Divis
VSB - Technical University of Ostrava, Czech Republic

Petr Drexler
Brno University of Technology, Czech Republic

Pavel Fiala
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Valeria Hrabovcova
University of Zilina, Slovakia

Gokhan Hakki Ilk
Ankara University, Turkey

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Kasik
VSB - Technical University of Ostrava, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Pavel Koktavy
Brno University of Technology, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Igor Piotr Kurytnik
University of Bielsko-Biala, Poland

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Luigi Martirano
University of Rome "La Sapienza", Italy

Jerzy Mikulski
University of Economics in Katowice, Katowice, Poland

Karol Molnar
Honeywell International, Czech Republic

Miloslav Ohlidal
Brno University of Technology, Czech Republic

Ibrahim Taner Okumus
Sutcu Imam University, Turkey

Milos Orgon
Slovak University of Technology, Slovakia

Marek Penhaker
VSB - Technical University of Ostrava, Czech Republic

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Roman Prokop
Tomas Bata University in Zlin, Czech Republic

Karol Rastocny
University of Zilina, Slovakia

Marie Richterova
University of Defence, Czech Republic

Gheorghe Sebestyen-Pal
Technical University of Cluj Napoca, Romania

Sergey Vladimirovich Serebriannikov
National Research University "MPEI", Russian Federation

Yuriy Shmaliy
Guanajuato University, Mexico

Vladimir Schejbal
University of Pardubice, Czech Republic

Bohumil Skala
University of West Bohemia in Plzen, Czech Republic

Lorand Szabo
Technical University of Cluj Napoca, Romania

Adam Szelag
Warsaw University of Technology, Poland

Ahmadreza Tabesh
Isfahan University of Technology, Iran, Islamic Republic Of

Mauro Tropea
DIMES Department of University of Calabria, Italy

Pavel Vaclavek
Brno University of Technology, Czech Republic

Martin Vaculik
University of Zilina, Slovakia

Viktor Valouch
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Vasinek
VSB - Technical University of Ostrava, Czech Republic

Jiri Vodrazka
Czech Technical University in Prague, Czech Republic

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

Otakar Wilfert
Brno University of Technology, Czech Republic

Jan Zidek
VSB - Technical University of Ostrava, Czech Republic


Home Search Mail RSS


A Novel Realization of Low-Power and Low-Distortion Multiplier Circuit with Improved Dynamic Range

Ali Naderi Saatlo, Abolfazl Amiri

DOI: 10.15598/aeee.v15i5.2433


Abstract

A novel topology of four-quadrant analog multiplier circuit is presented in this paper. The voltage mode technique is employed to design the circuit in CMOS technology. The dynamic input and output ranges of the circuit are improved owing to the fact that the circuit works in the saturation region not in weak inversion. Also the proposed multiplier is suitable for low voltage operation and its power consumption is relatively low. In order to verify the performance of the proposed circuit, performance of the circuit affected by second order effects including transistor mismatch and mobility reduction is analyzed in detail. It will be shown that any conceivable mismatch in the transistor parameters leads to second harmonic distortion. Additionally, the effect of mobility reduction in the third harmonic distortion will be computed. In order to simulate the circuit, Cadence and HSPICE software are used with TSMC level 49 (BSIM3v3) parameters for 0.18 μm CMOS technology, where under supply voltage of 1.5 V, total power consumption is 44 µW, the corresponding average nonlinearity remains as low as 1 %, and the input range of the circuit is ± 400 mV.

Keywords


CMOS design; four quadrant; low distortion; modulation; multiplier circuit.

Full Text:

PDF