Helpdesk

Top image

Editorial board

Darius Andriukaitis
Kaunas University of Technology, Lithuania

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Khosrow Behbehani
The University of Texas at Arlington, United States

Mohamed El Hachemi Benbouzid
University of Brest, France

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Erik Chromy
UPC Broadband Slovakia, Slovakia

Milan Dado
University of Zilina, Slovakia

Petr Drexler
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Gokhan Hakki Ilk
Ankara University, Turkey

Janusz Jezewski
Institute of Medical Technology and Equipment, Poland

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Byung-Seo Kim
Hongik University, Korea

Valeriy Arkhin
Buryat State University, Russia

Rupak Kharel
University of Huddersfield, United Kingdom

Fayaz Hussain
Ton Duc Thang University, Vietnam

Peppino Fazio
Ca’ Foscari University of Venice, Italy

Fazel Mohammadi
University of New Haven, United States of America

Thang Trung Nguyen
Ton Duc Thang University, Vietnam

Le Anh Vu
Ton Duc Thang University, Vietnam

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

Zbigniew Leonowicz
Wroclaw University of Science and Technology, Poland

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Yuriy S. Shmaliy
Guanajuato University, Mexico

Lorand Szabo
Technical University of Cluj Napoca, Romania

Tran Trung Duy
Posts and Telecommunications Institute of Technology, Ho Chi Minh City, Vietnam

Xingwang Li
Henan Polytechnic University, China

Huynh Van Van
Ton Duc Thang University, Vietnam

Lubos Rejfek
University of Pardubice, Czech Republic

Neeta Pandey
Delhi Technological University, India

Huynh The Thien
Ho Chi Minh City University of Technology and Education, Vietnam

Mauro Tropea
DIMES Department of University of Calabria, Italy

Gaojian Huang
Henan Polytechnic University, China

Nguyen Quang Sang
Ho Chi Minh City University of Transport, Vietnam

Anh-Tu Le
Ho Chi Minh City University of Transport, Vietnam

Phu Tran Tin
Ton Duc Thang University, Vietnam


Home Search Mail RSS


A Novel Digital Background Calibration Technique for 16 bit SHA-less Multibit Pipelined ADC

Swina Narula, Munish Vashistha, Sujata Pandey

DOI: 10.15598/aeee.v14i5.1592


Abstract

In this paper, a high resolution of 16 bit and high speed of 125MS/s, multibit Pipelined ADC with digital background calibration is presented. In order to achieve low power, SHA-less front end is used with multibit stages. The first and second stages are used here as a 3.5 bit and the stages from third to seventh are of 2.5 bit and last stage is of 3-bit flash ADC. After bit alignment and truncation of total 19 bits, 16 bits are used as final digital output. To precise the remove linear gain error of the residue amplifier and capacitor mismatching error, a digital background calibration technique is used, which is a combination of signal dependent dithering (SDD) and butterfly shuffler. To improve settling time of residue amplifier, a special circuit of voltage separation is used. With the proposed digital background calibration technique, the spurious-free dynamic range (SFDR) has been improved to 97.74 dB @30 MHz and 88.9 dB @150 MHz, and the signal-to-noise and distortion ratio (SNDR) has been improved to 79.77 dB @ 30 MHz, and 73.5 dB @ 150 MHz. The implementation of the Pipelined ADC has been completed with technology parameters of 0.18μm CMOS process with 1.8 V supply. Total power consumption is 300 mW by the proposed ADC.

Keywords


Butterfly; CMOS, digital background calibration; Op-amp; pipelined ADC; SHA-less front-end; signal dependent dithering.

Full Text:

PDF