Footer Voltage Controlled Dual Keeper Domino Logic with Static Switching Approach

Chirag PARASHAR, Avijeet Kumar TRIVEDI, Aman AGARWAL, Neeta PANDEY

Department of Electronics and Communication Engineering, Delhi Technological University, Bawana Road, Shahbad Daulatpur Village, Rohini, 110042 Delhi, India

mechiragp1997@gmail.com, avijeet.trivedi@gmail.com, amanagarwal702@gmail.com, n66pandey@rediffmail.com

DOI: 10.15598/aeee.v18i4.3794

Abstract. In this paper, two circuits, namelyFooter Voltage Controlled Dual Keeper domino logic (FVCDK) and Footer Voltage Controlled Dual Keeper with Static Switching domino logic (FVCDK-SS) are presented, in order to achieve high speed, low power consumption and robustness. The dual keeper arrangement helps in reducing the loop gain of the feedback circuitry, which leads to lower delay variability. The keeper circuitry is controlled using the footer voltage to reduce the contention current in the initial evaluation phase, and thus providing enhanced speed. In FVCDK-SS domino logic, unwanted transients at the output are reduced by incorporating pseudo-dynamic buffer in the proposed FVCDK domino logic. This further reduces the dynamic power consumption. The results of the logic presented here are validated by comparing them to a wide range of existing domino logic circuits for a variety of performance metrics such as delay, power, power-delay product and unity noise gain. To effectively gauge the wide fan-in capabilities of the proposed logic, results are shown for the various fan-in OR gate. The simulations of the circuits are carried out using industry standard full-suite Cadence tools using 45 nm technology library.

Keywords

Contention current, corner analysis, delay variability, domino logic, static switching.

1. Introduction

The low-power and high-speed requirement for wide fan-in applications such as SRAM, pre-encoders, OR gates and tag comparators [1] have been effectively accomplished by the domino logic circuit design. A conventional domino logic, shown in Fig. 1, consists of a pre-charge transistor (M_{Pre}) , Controlled by Clock (CLK), and a Pull-Down Network (PDN). The low number of transistors needed for the domino logic make it an attractive choice for wide fan-in circuits, as only two additional transistors are needed in addition to the evaluation network. Moreover, this logic only needs either a Pull-Up Network (PUN) or PDN, which leads to its immensely small footprint in comparison to the static CMOS logic. When CLK is LOW, M_{Pre} turns ON and charges the dynamic node (Dyn_{node}) to the Supply Voltage (VDD). This is known as the precharge phase. When CLK goes HIGH, M_{Pre} turns OFF and the Dyn_{node} is conditionally discharged to Ground (GND), if the PDN is evaluated to be TRUE. This is known as the evaluation phase.

The presence of footer NMOS M_n is optional, giving two distinguished forms of conventional domino logic, namely, Footed Domino Logic (FDL) (Fig. 1(a)) and Footless Domino Logic (FLDL) (Fig. 1(b)). The footless domino logic is faster than the footed domino logic, because there is no stacking effect. However, this speed improvement comes at the cost of increased power consumption and leakage current in comparison to the footed domino logic.

In order to prevent the Dyn_{node} from being in the high impedance state during the evaluation phase, in case the PDN evaluates to be FALSE, a keeper transistor (M_K) is used. It counteracts the charge leakage at the dynamic node during the evaluation phase in such scenario [2], [3], [4] and [5]. If the clock frequency is low, then, in the absence of keeper transistor, voltage at the Dyn_{node} can stray from its ideal value of VDD to a lower value due to charge leakage during the elongated evaluation phase. The magnitude to which the Dyn_{node} falls below VDD can be taken as a measure of robustness for the circuit, with values closer to VDD pertaining to the circuits that are more robust. It can be enhanced by increasing the aspect ratio of the keeper, but at the cost of speed. This is because if the PDN evaluates to be TRUE in the evaluation phase, it tries to discharge the node, while M_K tries to keep it at VDD. Several modifications have been made in the conventional domino logic to reduce the contention current for increased speed and lower power.

In this paper, two novel domino structures, FVCDK and FVCDK-SS have been introduced. Both circuits take advantage of a controlled dual keeper arrangement to minimize the contention current at the early stage of evaluation and a controlled discharge path. These two techniques working in parallel lead to improvement in speed, power and power-delay product.

The organization of this paper is as follows: Section 2. presents an overview of the previous studies in the field of domino logic circuits. Section 3. provides explanation of the proposed circuits and design methodology. Section 4. presents the simulation results obtained for the proposed logic and its comparison with existing architectures. Section 5. concludes the discussion.



Fig. 1: Conventional Domino Logic.

2. Related Work

The study on domino logic focuses on one or more of the following:

- Counteracting the leakage current.
- Low power consumption.
- Speed enhancement.

- Reduced unwanted switching at the output.
- Increased noise margin.

These enhancements are achieved by either modifying keeper circuitry (to reduce contention current), or adding static switching mechanism at the output node (to reduce unwanted transients), or providing an additional discharge path (for improving speed). These techniques are described in the following sub-sections.

2.1. Dual Keeper Modification

In the conventional domino logic shown in Fig. 1(b), the positive feedback loop formed by the output inverter I_1 and keeper M_K increases the delay variability produced due to variation in various process parameters, such as C_{ox} , t_{ox} etc. This loop gain is given by Eq. (1).

$$A_{loop} = A_{inv} \cdot g_{m/keeper} \cdot Z_{dyn}, \tag{1}$$

where A_{inv} is the gain of I_1 , $g_{m/keeper}$ is the transconductance of keeper M_K , and Z_{dyn} is the impedance at the dynamic node.

The Grounded PMOS Keeper (GPK) domino logic [6] shown in Fig. 2(a) divides the keeper M_K into M_{K1} and M_{K2} , such that the sum of their length is same as M_K . This reduces the loop gain of the output node, thus reducing the delay variability. However, since the keeper M_{K2} always remains ON, this leads to a high contention current, and hence reduced speed.

This contention current can be reduced by making modification in the dual keeper circuitry and turning it OFF during the initial stage of the evaluation phase. In the Clock Delayed Dual Keeper (CDDK) domino logic [7] depicted in Fig. 2(b), the keeper circuitry is enabled after a delay produced by the inverter I_1 during the initial part of the evaluation phase. This leads to the truncation of contention current and hence enhanced speed.

2.2. Static Switching Mechanism

Unwanted switching transients during the pre-charge phase at the output node elevates the problem of dynamic power consumption in conventional domino logic circuits. This is because during the evaluation phase, if PDN evaluates TRUE, Dyn_{node} is discharged to GND, hence OUT is charged to VDD. In the subsequent pre-charge phase, Dyn_{node} is charged to VDD by M_{Pre} , causing OUT to get discharged to GND. This transient in the output node is undesired as output would again be charged to VDD in the next evaluation phase, if the inputs to the PDN remains unchanged. Figure 3(a) and Fig. 3(b) show the domino logic using Pseudo-Dynamic Buffer (PDB) [8] and Clock Delayed Dual Keeper with Static Switching (CDDK-SS) mechanism [9] respectively, that reduce this unwanted transient at the output node. In both the logics, source terminal of the NMOS M_{n1} of the output inverter is connected to V_{foot} , instead of GND. If inputs to the PDN remain HIGH for two consecutive cycles, charging of Dyn_{node} to VDD by M_{Pre} in the pre-charge phase will not cause the discharging of OUT to GND. This is because M_n remains OFF, and since PDN is TRUE, voltage at V_{foot} rises, thus preventing M_{n1} from discharging the output node.

2.3. Dual Keeper with Additional Discharge Path

In the evaluation phase, if PDN evaluates to be TRUE, then the time required to discharge Dyn_{node} to GND depends upon the path delay offered by the PDN and the footer transistor M_n . In the Clock Delayed Dual Keeper domino logic with Additional Discharge Path (CDDK-ADP) [10] shown in Fig. 4, an additional discharge path for the Dyn_{node} is available through M_{n1} and M_{n2} . During the pre-charge phase, Dyn_{node} is charged to VDD. Since CLK is LOW, M_{n2} is in cutoff region, and hence the additional discharge path remains OFF. In the initial part of the evaluation phase, if the PDN evaluates to be TRUE, voltage at V_{foot} rises, which turns M_{n1} ON. And since CLK is high during this period, M_{n2} also turns ON. This enables the discharging of Dyn_{node} through the additional discharge path, comprising of M_{n1} and M_{n2} , and hence reduces the delay.



(a) Grounded PMOS (b) Clock Delayed Dual Keeper Keeper (GPK) [6]. (CDDK) [7].

Fig. 2: Footed Dual Keeper Domino Logic.



(a) Pseudo-Dynamic Buffer (b) Clock Delayed Dual Keeper (PDB) [8]. with Static Switching (CCDK-SS) [9].

Fig. 3: Domino Logic with Static Switching.



Fig. 4: Clock Delayed Dual Keeper with Additional Discharge Path (CDDK-ADP) [10].

3. Proposed Work

Figure 6(a) and Fig. 6(b) show the structures of the proposed FVCDK domino logic and FVCDK-SS domino logic respectively. Both of these logics make use of an additional keeper transistor M_{K2} along with the conventional transistor M_{K1} . The transistor M_{K2}



(a) During initial evaluation phase if (b) During evaluation phase if PDN is (c) During evaluation phase if PDN is PDN is TRUE. FALSE.

Fig. 5: Phases of operation in FVCDK.

is controlled by applying the footer voltage (V_{foot}) at its gate terminal.



 (a) Footer Voltage Controlled (b) Footer Voltage Controlled Dual Keeper (FVCDK).
 Dual Keeper with Static Switching (FVCDK-SS).

Fig. 6: Proposed Domino Circuits.

The operation of the proposed FVCDK circuit is elucidated in Fig. 5 for the evaluation phase when PDN evaluates to be either TRUE or FALSE. Bold and dotted lines are used to represent the state of transistors as ON and OFF respectively. During the initial evaluation phase, if PDN evaluates to be TRUE, voltage at V_{foot} increases. The extent of this increase depends upon the relative sizing of the PDN and the footer transistor (M_n) . An increase in this extent can be obtained by increasing the aspect ratio of the transistors in the PDN. This increase in V_{foot} reduces the driving capability of the keeper M_{K2} , and hence reduces contention current. This in turn speeds up the discharging of the Dyn_{node} . After the Dyn_{node} is discharged sufficiently, even if M_{K2} turns ON, the keeper M_{K1} would remain OFF, leading to this topology yielding a lower contention current throughout the discharging of the Dyn_{node} . Therefore it may be inferred that if the PDN is TRUE, either of the two keepers is in the OFF state, thus reducing the contention current.

The FVCDK-SS works in a similar way to FVCDK, but in order to eliminate the unnecessary switching at the output node and lower the dynamic power consumption of the circuit, PDB is used. The advantages of PDB are described in Subsec. 2.2.

4. Results

The simulations of the circuits are carried out using industry standard full-suite Cadence® tools using 45 nm technology library. We have analyzed various footed domino circuit topologies using metrics like power consumption, delay, Power-Delay Product (PDP) and Unity Noise Gain (UNG). For comparison purpose, all the transistors are kept at minimum size, i.e., channel width and length are set to 120 nm and 45 nm respectively, with supply voltage and temperature set to 1.2 V and 300 K, respectively. Footless topologies are not considered for this comparison, as those would lead to high power consumption due to excessive leakage at 45 nm technology node.



Fig. 7: Output waveform of the proposed circuit during precharge and evaluation phase.

Figure 7 shows the output waveform of the proposed FVCDK circuit during the pre-charge and evaluation phase. The delay is calculated by making one of the inputs HIGH as the evaluation phase starts and calculating the time taken for the OUT signal to rise from LOW to VDD/2. The power is determined under the same simulation environment by calculating the average power consumption in a period of time. UNG readings are taken by applying a noise pulse of 100 ps duration to all the inputs of the PDN during the evaluation phase [11]. The amplitude of the noise pulse is varied, until the output node reaches the same amplitude. The UNG is a measure of DC robustness of the circuits.

Tab. 1: Power, delay, PDP and UNG for 128 input OR gate.

Topologies	$\begin{array}{c} \text{Delay} \\ (e^{-10} \text{ s}) \end{array}$	$\begin{array}{c} \mathbf{Power} \\ (\mu \mathbf{W}) \end{array}$	$\begin{array}{c} \text{PDP} \\ (e^{-16} \text{ J}) \end{array}$	UNG (mV)
GPK [6]	2.627	2.024	5.317	945
CDDK [7]	2.619	2.064	5.404	944
CDDK-SS [9]	1.888	1.739	3.282	831
CDDK-ADP [10]	2.638	2.077	5.480	945
FVCDK	2.313	1.873	4.333	879
FVCDK-SS	1.799	1.658	2.983	817

Table 1 shows the power, delay, PDP and UNG values for 128 fan-in OR gate designed using various footed domino topologies, including the proposed FVCDK and FVCDK-SS logic. It can be seen from Fig. 8 that FVCDK-SS offers the smallest rise time delay and the lowest power consumption, hence lowest PDP. On the other hand, FVCDK offers improvement in all three metrics when compared to the pre-existing domino logic circuits, with the exception of CDDK-SS. While the speed and power consumption of FVCDK are slightly worse than that of CDDK-SS, the logic makes up for it by having a larger UNG value, as de-

VOLUME: 18 | NUMBER: 4 | 2020 | DECEMBER



picted in Fig. 9, and thus resulting in a more robust

Fig. 8: Comparison of power, delay and PDP.



Fig. 9: Comparison of UNG.

circuit.



Fig. 10: Contention current obtained for GPK, CDDK, CDDK-SS, FVCDK and FVCDK-SS.

Figure 10 shows the plot for the contention current obtained for GPK, CDDK, CDDK-SS, and proposed FVCDK and FVCDK-SS logic, along with their maximum value. It can be noticed that speed improvement of FVCDK-SS and FVCDK domino circuits from



Fig. 11: Power, delay and PDP variation with fan-in for (a) FVCDK (b) FVCDK-SS.



Fig. 12: Power, delay and PDP variation with supply voltage for (a) FVCDK (b) FVCDK-SS.



Fig. 13: Power, delay and PDP variation with temperature for (a) FVCDK (b) FVDK-SS.

CDDK-SS and CDDK respectively is attributed to the reduced contention current in the proposed circuits. There is no contention reduction mechanism in GPK, which leads to the largest delay for the GPK domino logic.

Figure 11 shows the effect of fan-in on delay, power consumption and PDP for OR gate designed using FVCDK and FVCDK-SS. With higher fan-in, capaci-

tance at the dynamic node increases, leading to an increased power consumption, as well as increased delay. Figure 12 and Fig. 13 depict the effect of change in supply voltage and temperature respectively, on power, delay and PDP values. With a rise in VDD, power starts to increase because of the increase in leakage current. This is accompanied by a reduction in delay because of the increased driving capacity of the circuit. Both power and delay increase with a rise in temperature.

Topologies		Delay $(e^{-10} s)$				Power (μW)			
Topologies	CDDK	FVCDK	CDDK-SS	FVCDK-S	S CDDK	FVCDK	CDDK-SS	FVCDK-SS	
SS	3.924	3.370	2.883	2.739	2.170	1.927	1.803	1.708	
SF	3.752	3.121	2.334	2.200	2.484	2.178	1.920	1.822	
TT	2.619	2.313	1.888	1.799	2.064	1.873	1.739	1.658	
FS	2.016	1.844	1.584	1.528	1.791	1.655	1.587	1.516	
FF	1.931	1.746	1.329	1.284	2.035	1.875	1.710	1.638	
		Topologi		PDP $(e^{-16} J)$					
		Topologie	CDDK	FVCDK	CDDK-SS	FVCDK-S	S		
		SS	8.514	6.496	5.199	4.678			
		SF	9.319	6.796	4.481	4.008			
		TT	5.404	4.333	3.282	2.983			
		FS	3.611	3.053	2.513	2.317			
		FF	3.930	3.274	2.273	2.103			

Tab. 2: Circuit designing using MTCMOS devices: comparison of power, delay, PDP and UNG.

To obtain better performance, transistors in the PDN and the PMOS transistor in the output inverter were replaced with their lower V_{th} counterpart. Moreover, to achieve lower power consumption, all the other transistors were replaced with their higher V_{th} components. As the high V_{th} transistors lie on the noncritical delay path, the performance of the circuit is not affected. The results obtained for 128-input OR gate using this approach are shown in Tab. 3. A speed improvement of 47 % and power reduction of 14 % is observed for FVCDK-SS from this technique.

 Tab. 3: Circuit designing using MTCMOS devices: comparison of power, delay, PDP and UNG.

Topologies	Delay	Power	PDP	UNG
	$(e^{-10} s)$	(µW)	$(e^{-16} J)$	(mV)
FDL	1.580	1.799	5.130	707
FDL-SS	1.110	1.524	1.692	626
FVCDK	1.089	1.489	1.622	617
FVCDK-SS	0.959	1.427	1.368	593

In order to verify the robustness of the proposed circuits, corner case analysis was conducted. In this analysis, circuits were simulated using transistors with extreme fabrication parameters. The delay and temperature obtained for the circuit in these corner conditions tend to deviate from their typical corner value. A circuit is said to have an inadequate design margin, if it does not function correctly at any of these process extremes. The corner cases used for the analysis are Slow NMOS-Slow PMOS (SS), Slow NMOS-fast PMOS (SF), fast NMOS-Slow PMOS (FS) and fast NMOS-fast PMOS (FF). Table 2 presents the value of delay, power and PDP for these corners, including the results for the Typical NMOS-Typical PMOS (TT) case. The topologies used were CDDK, FVCDK, CDDK-SS and FVCDK-SS. A 128 input OR gate was taken up for this analysis.

Also, the Monte-Carlo Simulations were performed over 1000 points in order to obtain the delay variability for the compared topologies. The delay variability was obtained by dividing the standard deviation value of the delay with the mean value. Table 4 shows the values obtained for both the standard deviation, as well as the variability factor of the delay. The variability factors obtained for FVCDK and FVCDK-SS were 13.56 % and 9.29 %, respectively, down from 19.04 % and 10.50 % for CDDK and CDDK-SS, respectively. This illustrates the better delay invariability offered by the proposed domino circuits from the CDDK variant.

5. Conclusion

The novel FVCDK and FVCDK-SS domino circuits were proposed in this paper. Both the circuits are designed for the contention current reduction by switching OFF the keeper arrangement during the initial part of the evaluation phase. This leads to a reduced power consumption and increased speed at the cost of a little degradation in the UNG value, as compared to the existing dual keeper footed domino circuits. In addition, FVCDK-SS domino circuit offers even better speed and power efficiency than the FVCDK by trading off the UNG value. This is due to the reduction in the unnecessary switching of the output node.

The simulation for all the process corners validates that both circuits are process variation tolerant. Standard deviation of delay for all the corner cases about the typical values illustrates that the proposed circuits' performance is more invariant to the process change as compared to the CDDK and CDDKS-SS.

Tab. 4: Standard deviation for 128 input OR gate.

$\begin{array}{c} \text{Delay} \\ (e^{-10} \text{ s}) \end{array}$	CDDK	FVCDK	CDDK- SS	FVCDK- SS
SD (σ)	0.516	0.321	0.200	0.171
Mean (μ)	2.712	2.368	1.909	1.835
$\begin{array}{c} \text{Delay} \\ \text{Variability} \\ (\sigma \cdot \mu^{-1}) \\ (\%) \end{array}$	19.04	13.56	10.50	9.29

The simulations are also carried out for a range of temperature and supply voltage variations to validate the robustness of the circuit. Also, the use of MTC-MOS results in a 53 % and 47 % speed improvement in FVCDK and FVCDK-SS, respectively. However, this improvement comes at the cost of increased complexity in terms of fabrication, as both the lower V_{th} and higher V_{th} counterparts for the same MOS needs to be fabricated on the same die. By comparing the proposed circuits with the conventional footed domino circuit, where all are designed using MTCMOS, we note that the proposed circuits outperform the latter in speed, power and PDP metrics by a significant margin.

References

- DING, L. and P. MAZUMDER. On circuit techniques to improve noise immunity of CMOS dynamic logic. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems.* 2004, vol. 12, iss. 9, pp. 910–925. ISSN 1557-9999. DOI: 10.1109/tvlsi.2004.833668.
- [2] CHATTERJEE, B., M. SACHDEV and R. KR-ISHNAMURTHY. Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies. In: International Symposium on Signals, Circuits and Systems. Proceedings. San Jose: IEEE, 2004, pp. 415–420. ISBN 0-7695-2093-6. DOI: 10.1109/isqed.2004.1283709.
- [3] MORADI, F., T. V. CAO, E. I. VATA-JELU, A. PEIRAVI, H. MAHMOODI and D. T. WISLAND. Domino logic designs for highperformance and leakage-tolerant applications. *Integration.* 2013, vol. 46, iss. 3, pp. 247–254. ISSN 0167-9260. DOI: 10.1016/j.vlsi.2012.04.005.
- [4] OKLOBDZIJA, V. G. and R. K. MONTOYE. Design-performance trade-offs in CMOS-domino logic. *IEEE Journal of Solid-State Circuits*. 1986, vol. 21, iss. 2, pp. 304–306. ISSN 0018-9200. DOI: 10.1109/jssc.1986.1052519.
- [5] PEIRAVI, A. and M. ASYAEI. Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates. *Integration*. 2012, vol. 45, iss. 1, pp. 22–32. ISSN 0167-9260. DOI: 10.1016/j.vlsi.2011.07.002.
- [6] PALUMBO, G., M. PENNISI and M. ALIOTO. A simple keeper topology to reduce delay variations in nanometer domino logic. *IEEE International Symposium on Circuits and Systems*. 2012, vol. 59, iss. 10, pp. 2292–2300. ISSN 1549-8328. DOI: 10.1109/iscas.2012.6271554.

- [7] ANGELINE, A. A. and V. S. K. BHAASKARAN. High Performance Domino Logic Circuit Design by Contention Reduction. Lecture Notes in Electrical Engineering VLSI Design: Circuits, Systems and Applications. 2018, vol. 469, pp. 161– 168. ISBN 978-981-10-7250-5 DOI: 10.1007/978-981-10-7251-2_18.
- [8] TANG, F., A. BERMAK and Z. GU. Low power dynamic logic circuit design using a pseudo dynamic buffer. *Integration.* 2012, vol. 45, iss. 4, pp. 395–404. ISSN 0167-9260. DOI: 10.1016/j.vlsi.2011.08.003.
- [9] VARGHESE, A., S. R. ANUSHA, A. A. AN-GELINE and V. S. K. BHAASKARAN. Clock Delayed Dual Keeper Domino-Logic Design with Reduced Switching. *International Journal of Engineering and Advanced Technology Special Issue.* 2019, vol. 9, iss. 1S3, pp. 397–402. ISSN 2249–8958. DOI: 10.35940/ijeat.a1072.1291s319.
- [10] ANGELINE, A. A. and V. S. K. BHAASKARAN. Speed enhancement techniques for Clock-Delayed Dual Keeper Domino logic style. *International Journal of Electronics*. 2020, vol. 107, iss. 8, pp. 1239–1253. ISSN 0020-7217 DOI: 10.1080/00207217.2020.1726486.
- [11] MEIMAND, H. M. and K. ROY. Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style. *IEEE Transactions on Circuits and Systems I: Regular Papers.* 2004, vol. 51, iss. 3, pp. 495–503. ISSN 1549-8328. DOI: 10.1109/tcsi.2004.823665.

About Authors

Chirag PARASHAR was born in Delhi, India in 1997. He received his B.Tech. in Electronics and Communication Engineering from Delhi Technological University (formely Delhi College of Engineering), Delhi in 2020. His research interests include low power electronics, VLSI design, and computer architecture.

Avijeet Kumar TRIVEDI was born in Delhi, India in 1996. He received his B.Tech. in Electronics and Communication Engineering from Delhi Technological University (formely Delhi College of Engineering), Delhi in 2020. His main research interests include hardware-software co-design, digital design, computer architecture and VLSI design. Aman AGARWAL was born in Pakur, India in 1998. He received his B.Tech. in Electronics and Communication Engineering from Delhi Technological University (formely Delhi College of Engineering), Delhi in 2020. His main research interests include digital circuit design, Very Large Scale Integrated (VLSI) circuit design using CMOS sub-nm technologies, and low power FPGA designing.

Neeta PANDEY is currently a Professor in Department of Electronics and Communication Engineering, Delhi Technological University. She received her M.E. in Microelectronics from Birla Institute of Technology and Sciences, Pilani and Ph.D. from Guru Gobind Singh Indraprastha University Delhi. Her research interests are in Analog and Digital VLSI Design.